



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

DATE MAILED: 08/09/2006

APPLICATION NO. FILING DATE		ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/753,324 01/09/2004		01/09/2004	Akira Umezawa	247512US2S	7249	
22850	7590	590 08/09/2006		EXAMINER		
C. IRVIN M			ERDEM, FAZLI			
OBLON, SP 1940 DUKE		CCLELLAND, MAI	ART UNIT	PAPER NUMBER		
ALEXANDE			2826			

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 10/03)

		Appli	cation No.	Applicant(s)	
Office Action Summary			3,324	UMEZAWA ET AL.	
			iner	Art Unit	
		Fazli (Erdem	2826	
Period fo	The MAILING DATE of this communi or Reply	cation appears or	the cover sheet with the c	orrespondence ad	dress
WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FO CHEVER IS LONGER, FROM THE MA Issions of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this commu- period for reply is specified above, the maximum star- ter to reply within the set or extended period for reply ve- eply received by the Office later than three months af- ed patent term adjustment. See 37 CFR 1.704(b).	AILING DATE Of of 37 CFR 1.136(a). In runication. lutory period will apply a will, by statute, cause the	THIS COMMUNICATION to event, however, may a reply be timend will expire SIX (6) MONTHS from the application to become ABANDONE	N. nely filed the mailing date of this co D (35 U.S.C. § 133).	
Status					
2a) <u></u> ☐	Responsive to communication(s) filed This action is FINAL . 2 Since this application is in condition followed in accordance with the practice.	b)⊠ This action or allowance exc	is non-final. ept for formal matters, pro		e merits is
Dispositi	on of Claims				_
5)⊠ 6)⊠ 7)⊠ 8)□	Claim(s) <u>1-37</u> is/are pending in the a 4a) Of the above claim(s) is/ar Claim(s) <u>15-37</u> is/are allowed. Claim(s) <u>1,3,4 and 9</u> is/are rejected. Claim(s) <u>2,5-8 and 10-14</u> is/are object Claim(s) are subject to restrict	e withdrawn from			
Applicati	on Papers				
10)□	The specification is objected to by the The drawing(s) filed on is/are: Applicant may not request that any object Replacement drawing sheet(s) including The oath or declaration is objected to	a) accepted o tion to the drawing the correction is re	(s) be held in abeyance. See quired if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CF	• •
Priority u	ınder 35 U.S.C. § 119				
a)[Acknowledgment is made of a claim f All b) Some * c) None of: 1. Certified copies of the priority of 2. Certified copies of the priority of 3. Copies of the certified copies of application from the Internation see the attached detailed Office action	documents have documents have of the priority doc nal Bureau (PCT	been received. been received in Applicati uments have been receive Rule 17.2(a)).	on No ed in this National	Stage
2) Notice 3) Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PT nation Disclosure Statement(s) (PTO-1449 or f r No(s)/Mail Date		4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ite)-152)

Art Unit: 2826

DETAILED ACTION

Response to Amendment

1 Amendment filed on 6/27/2006 has been entered. After further search and consideration this action issued and made non-final.

Allowable Subject Matter

- 1. Claims 15-37 allowed.
- 2. Claims 2, 5-8 and 10-14 objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Double Patenting

3. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Art Unit: 2826

4. Claims 1,3,4 and 9 provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1, 5 and 9 of copending Application No. 11/111870. Although the conflicting claims are not identical, they are not patentably distinct from each other because they both disclose semiconductor memory device comprising: a plurality of memory cells each of which includes a first MOS transistor with a charge accumulation layer and a control gate and a second MOS transistor which has one end of its current path connected to one end of a current path of the first MOS transistor, a plurality of local bit lines each of which connects other ends of the current paths of the first MOS transistors; a global bit line to which two or more of the local bit lines are connected in common; a first switch element which makes a connection between the local bit lines and the global bit line; and latch circuit which is connected to the global bit line and holds data to be written into the memory cells wherein the data is written into the memory cells by exchanging electrons with charge accumulation layer by FN tunneling.

This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Fazli Erdem whose telephone number is (571) 272-1914. The examiner can normally be reached on M - F 8:00 - 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on (571) 272-1915. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2826

Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information about the PAIR applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

FE July 23, 2006